var searchData=
[
  ['wait_5ffor_5fbubble_0',['wait_for_bubble',['../md_usrp3_2sim_2libs__axi.html#autotoc_md160',1,'wait_for_bubble'],['../md_usrp3_2sim_2libs__axi.html#autotoc_md173',1,'wait_for_bubble']]],
  ['wait_5ffor_5fpkt_1',['wait_for_pkt',['../md_usrp3_2sim_2libs__axi.html#autotoc_md161',1,'wait_for_pkt'],['../md_usrp3_2sim_2libs__axi.html#autotoc_md174',1,'wait_for_pkt']]],
  ['wait_5ffor_5fpkt_5fget_5finfo_2',['wait_for_pkt_get_info',['../md_usrp3_2sim_2libs__axi.html#autotoc_md175',1,'']]],
  ['warning_3',['warning',['../namespaceuhd_1_1log.html#afc763c975a139b9051e98ccfa77e570aa01651389cf6b9830f3f1871b0f0b4986',1,'uhd::log']]],
  ['wb_5faddr_5ftype_4',['wb_addr_type',['../classuhd_1_1wb__iface.html#a128b63e1091ed63c5bb164195164f46e',1,'uhd::wb_iface']]],
  ['wb_5fiface_5',['wb_iface',['../classuhd_1_1wb__iface.html',1,'uhd']]],
  ['wb_5fiface_2ehpp_6',['wb_iface.hpp',['../wb__iface_8hpp.html',1,'']]],
  ['wbx_20series_7',['WBX Series',['../page_dboards.html#dboards_wbx',1,'']]],
  ['what_20fpga_20does_20my_20usrp_20have_8',['What FPGA does my USRP have',['../md_usrp2_2build__instructions.html#autotoc_md97',1,'What FPGA does my USRP have?'],['../md_usrp3_2build__instructions.html#autotoc_md110',1,'What FPGA does my USRP have?']]],
  ['which_20commands_20can_20be_20timed_9',['Which commands can be timed?',['../page_timedcmds.html#timedcmds_gen_cmds_what',1,'']]],
  ['why_20are_20there_20so_20many_20different_20compat_20numbers_10',['Why are there so many different compat numbers?',['../page_compat.html#compat_faq_whymany',1,'']]],
  ['why_20is_20only_20one_20version_20of_20the_20compat_20number_20supported_11',['Why is only one version of the compat number supported?',['../page_compat.html#compat_faq_why1',1,'']]],
  ['width_12',['width',['../namespaceuhd_1_1soft__reg__field.html#af204ce6f004a1d780d7dff246a6dffbb',1,'uhd::soft_reg_field']]],
  ['window_5fblock_5fcontrol_13',['window_block_control',['../classuhd_1_1rfnoc_1_1window__block__control.html',1,'uhd::rfnoc']]],
  ['window_5fblock_5fcontrol_2ehpp_14',['window_block_control.hpp',['../window__block__control_8hpp.html',1,'']]],
  ['windows_15',['Windows',['../page_build_guide.html#build_instructions_windows',1,'Build Instructions (Windows)'],['../page_usrp_x3x0.html#x3x0_comm_issues_not_enumerated_win',1,'Device not enumerated over PCI-Express (Windows)'],['../page_transport.html#transport_usb_installwin',1,'Install USB driver (Windows)'],['../page_install.html#install_win',1,'Installation on Windows'],['../page_ni_rio_kernel.html#win_install',1,'Installing NI-USRP in Windows'],['../page_python.html#python_install_windows',1,'Installing on Windows'],['../page_usrp_e3xx.html#update_sdcard_windows',1,'On Windows'],['../page_ni_rio_kernel.html#win_uninstall',1,'Uninstalling NI-USRP in Windows'],['../page_usrp2.html#usrp2_load_cardburnerwin',1,'Use the card burner tool (Windows)']]],
  ['windows_20ni_20rio_20installation_20and_20usage_16',['Windows NI RIO Installation and Usage',['../page_ni_rio_kernel.html#windows_rio',1,'']]],
  ['windows_20specific_20notes_17',['Windows specific notes',['../page_transport.html#transport_udp_windows',1,'']]],
  ['windows_20using_20cygwin_18',['Setting up build dependencies on Windows (using Cygwin)',['../md_usrp3_2build__instructions.html#autotoc_md115',1,'']]],
  ['wire_20data_20format_20specification_19',['Over-the-wire Data Format Specification',['../page_configuration.html#config_stream_args_otw_format',1,'']]],
  ['with_20accessors_20',['with accessors.',['../classuhd_1_1experts_1_1node__retriever__t.html#autotoc_md255',1,'']]],
  ['with_20atr_20control_21',['CPLD-Table Gain Profile with ATR control',['../page_zbx.html#zbx_gain_table',1,'']]],
  ['with_20b206mini_20tutorials_22',['Getting Started with B206mini Tutorials',['../page_usrp_b200.html#getting_started_tutorials',1,'']]],
  ['with_20cmake_23',['with CMake',['../page_build_guide.html#generate_unix',1,'Generate Makefiles with CMake'],['../page_build_guide.html#cmake_win',1,'Generate the project with CMake']]],
  ['with_20modelsim_24',['Simulating with ModelSim',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md210',1,'']]],
  ['with_20modelsim_20or_20questa_25',['Compiling the Simulation with ModelSim or Questa',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md212',1,'']]],
  ['with_20modelsim_20through_20vivado_26',['Simulating with ModelSim through Vivado',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md209',1,'']]],
  ['with_20nsamps_5fper_5fbuff_200_27',['Calling recv() with nsamps_per_buff = 0',['../classuhd_1_1rx__streamer.html#stream_rx_nsamps_zero',1,'']]],
  ['with_20questasim_28',['Simulating with QuestaSim',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md211',1,'']]],
  ['with_20sbx_29',['N2x0 MIMO with SBX',['../page_rdtesting.html#rdtesting_phase_rx_N2x0_MIMO',1,'']]],
  ['with_20sbx_20or_20ubx_30',['X3x0 with SBX or UBX',['../page_rdtesting.html#rdtesting_phase_rx_X3x0_sbx_ubx',1,'']]],
  ['with_20settling_20time_20after_20tuning_20on_20receive_3a_31',['Pseudo-code for dealing with settling time after tuning on receive:',['../page_general.html#general_tuning_waitcode',1,'']]],
  ['with_20the_20b2x0_20and_20gpsdo_32',['Using a power supply with the B2x0 and GPSDO',['../page_gpsdo_b2x0.html#gpsdob_power',1,'']]],
  ['with_20twinrx_33',['X3x0 with TwinRX',['../page_rdtesting.html#rdtesting_phase_rx_X3x0_twinrx',1,'']]],
  ['with_20uhd_34',['with UHD',['../page_octoclock.html#uhd',1,'Communication with UHD'],['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_rtprio_thread',1,'Thread Priority Scheduling with UHD']]],
  ['with_20uhd_20device_20args_35',['Enabling DPDK with UHD Device Args',['../page_dpdk.html#dpdk_device_args',1,'']]],
  ['with_20volk_36',['Compiling GNURadio with Volk',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_volk_volk',1,'']]],
  ['with_20xilinx_20chipscope_37',['with Xilinx Chipscope',['../page_usrp_e3xx.html#e31x_hw_chipscope',1,'Debugging custom FPGA designs with Xilinx Chipscope'],['../page_usrp_x3x0.html#x3x0_hw_chipscope',1,'Debugging custom FPGA designs with Xilinx Chipscope']]],
  ['without_20atr_20control_38',['CPLD-Table Gain Profile without ATR control',['../page_zbx.html#zbx_gain_tablenoatr',1,'']]],
  ['worker_20node_20data_20node_20dependency_39',['to establish a worker node =&amp;gt; data node dependency',['../classuhd_1_1experts_1_1data__writer__t.html#autotoc_md258',1,'']]],
  ['worker_20node_20dependency_40',['a data node =&amp;gt; worker node dependency',['../classuhd_1_1experts_1_1data__reader__t.html#autotoc_md257',1,'']]],
  ['worker_5fnode_5ft_41',['worker_node_t',['../classuhd_1_1experts_1_1worker__node__t.html',1,'uhd::experts::worker_node_t'],['../classuhd_1_1experts_1_1worker__node__t.html#aa83d293a23b0ff7eefcff101571cbfe8',1,'uhd::experts::worker_node_t::worker_node_t()']]],
  ['workers_20are_20derived_20from_20this_20class_42',['graph. Data nodes and workers are derived from this class.',['../classuhd_1_1experts_1_1dag__vertex__t.html#autotoc_md253',1,'']]],
  ['wrap_5ffrequency_43',['wrap_frequency',['../namespaceuhd_1_1math.html#ad31a1faa500c6a3d6e12c706c7f4bbb3',1,'uhd::math']]],
  ['writable_44',['writable',['../structuhd__usrp__register__info__t.html#a5414829df356041bfd8414613c4379c4',1,'uhd_usrp_register_info_t']]],
  ['write_45',['write',['../classuhd_1_1soft__register__t.html#a29f6bb8eac7a7990e5fd930743e2ff8b',1,'uhd::soft_register_t::write()'],['../classuhd_1_1soft__register__sync__t.html#ab5ad73b99b7fc25801995df8c5555ef4',1,'uhd::soft_register_sync_t::write()']]],
  ['write_20and_20read_20on_20spi_46',['Write and read on SPI',['../page_x400_gpio_api.html#x4x0_spi_r_w',1,'']]],
  ['write_20data_47',['Write Data',['../md_usrp3_2sim_2libs__axi.html#autotoc_md180',1,'']]],
  ['write_20response_48',['Write Response',['../md_usrp3_2sim_2libs__axi.html#autotoc_md181',1,'']]],
  ['write_5faccess_5fgranted_49',['write_access_granted',['../classuhd_1_1rfnoc_1_1property__base__t.html#ae178d7af89812cb183335febbc6abc18',1,'uhd::rfnoc::property_base_t']]],
  ['write_5faux_5fdac_50',['write_aux_dac',['../classuhd_1_1usrp_1_1dboard__iface.html#a6f5769841c9a1d8e96b69e50e4377f0e',1,'uhd::usrp::dboard_iface']]],
  ['write_5fcal_5fdata_51',['write_cal_data',['../classuhd_1_1usrp_1_1cal_1_1database.html#aecc1cddfc71ca02c6b95fbf1b2d502ac',1,'uhd::usrp::cal::database']]],
  ['write_5feeprom_52',['write_eeprom',['../classuhd_1_1i2c__iface.html#adc0ae5cac1bdb5b3b2dfb68759c2ed12',1,'uhd::i2c_iface']]],
  ['write_5fi2c_53',['write_i2c',['../classuhd_1_1i2c__iface.html#a9d6303d9a90ff7f7a0a023fa6d0fd52f',1,'uhd::i2c_iface']]],
  ['write_5fmemory_54',['write_memory',['../classuhd_1_1rfnoc_1_1mock__reg__iface__t.html#a38c2e1c0b404e5f09b25233d5181c453',1,'uhd::rfnoc::mock_reg_iface_t']]],
  ['write_5fperiod_5ffn_5ft_55',['write_period_fn_t',['../classuhd_1_1rfnoc_1_1mb__controller_1_1timekeeper.html#ae62fe2e7a354f165aecee5e075fe8fc2',1,'uhd::rfnoc::mb_controller::timekeeper']]],
  ['write_5freg_5ffn_5ft_56',['write_reg_fn_t',['../classuhd_1_1rfnoc_1_1traffic__counter.html#a1323ca288a706a3173b0edd2e8545e10',1,'uhd::rfnoc::traffic_counter']]],
  ['write_5fspi_57',['write_spi',['../classuhd_1_1spi__iface.html#ab563011e54f466a9747da3451f6b1b27',1,'uhd::spi_iface::write_spi()'],['../classuhd_1_1usrp_1_1dboard__iface.html#adbae1863373e6f2e8ebc9f8d099e9aea',1,'uhd::usrp::dboard_iface::write_spi()']]],
  ['write_5fuart_58',['write_uart',['../classuhd_1_1uart__iface.html#a8538e5dce8d80a2b29726c394d5b93ee',1,'uhd::uart_iface']]],
  ['writeline_59',['writeline',['../md_usrp3_2sim_2libs__general.html#autotoc_md204',1,'']]],
  ['writer_60',['Meta: AXI4 Writer',['../md_usrp3_2sim_2libs__axi.html#autotoc_md183',1,'']]],
  ['writing_20a_20simulation_20makefile_61',['Writing a Simulation Makefile',['../md_usrp3_2sim_2writing__sim__makefile.html',1,'']]],
  ['writing_20a_20testbench_62',['Writing a Testbench',['../md_usrp3_2sim_2writing__testbenches.html',1,'']]],
  ['writing_20a_20top_20level_20simulation_20module_63',['Writing a Top-level Simulation Module',['../md_usrp3_2sim_2writing__sim__top.html',1,'']]],
  ['writing_5fsim_5fmakefile_2emd_64',['writing_sim_makefile.md',['../writing__sim__makefile_8md.html',1,'']]],
  ['writing_5fsim_5ftop_2emd_65',['writing_sim_top.md',['../writing__sim__top_8md.html',1,'']]],
  ['writing_5ftestbenches_2emd_66',['writing_testbenches.md',['../writing__testbenches_8md.html',1,'']]],
  ['wtohx_67',['wtohx',['../namespaceuhd.html#a8b3990d045840a5ac135b229cead032e',1,'uhd::wtohx(T)'],['../namespaceuhd.html#a42f542bbcf2e640c1ef89cebc02d6bfe',1,'uhd::wtohx(T num)']]],
  ['wx_68',['WX',['../page_rdtesting.html#autotoc_md36',1,'WX'],['../page_rdtesting.html#autotoc_md42',1,'WX']]]
];
