var searchData=
[
  ['a_20binary_20installer_0',['Compiling a binary installer',['../page_build_guide.html#compile_binary_installer_mscv',1,'']]],
  ['a_20custom_20name_1',['Set a custom name',['../page_identification.html#id_naming_set',1,'']]],
  ['a_20data_20node_20worker_20node_20dependency_2',['a data node =&amp;gt; worker node dependency',['../classuhd_1_1experts_1_1data__reader__t.html#autotoc_md257',1,'']]],
  ['a_20filter_20and_20antenna_20switches_3',['Frontend Side A Filter and Antenna Switches',['../page_usrp_e3xx.html#e31x_dboard_e310_frontend_a_switches',1,'']]],
  ['a_20new_20daughterboard_20id_20into_20the_20eeprom_4',['Step 2: Burn a new daughterboard id into the EEPROM',['../page_dboards.html#dboards_dbsrxmod_2',1,'']]],
  ['a_20non_20standard_20image_5',['a Non standard Image',['../page_usrp1.html#usrp1_imgs',1,'Specify a Non-standard Image'],['../page_usrp_b100.html#b100_imgs',1,'Specify a Non-standard Image'],['../page_usrp_e1x0.html#e1x0_imgs',1,'Specify a Non-standard Image'],['../page_usrp_b200.html#b200_imgs',1,'Specifying a Non-standard Image']]],
  ['a_20power_20supply_20with_20the_20b2x0_20and_20gpsdo_6',['Using a power supply with the B2x0 and GPSDO',['../page_gpsdo_b2x0.html#gpsdob_power',1,'']]],
  ['a_20receive_20streamer_7',['Create a receive streamer',['../page_usrp2.html#usrp2_altstream_rxstream',1,'']]],
  ['a_20reference_8',['Selecting a reference',['../page_octoclock.html#selecting',1,'']]],
  ['a_20shared_20lo_9',['Tuning multiple channels using a shared LO',['../page_general.html#general_tuning_multiplechannels',1,'']]],
  ['a_20simulation_20makefile_10',['Writing a Simulation Makefile',['../md_usrp3_2sim_2writing__sim__makefile.html',1,'']]],
  ['a_20subclass_11',['is required to implement the &quot;resolve&quot; method in a subclass.',['../classuhd_1_1experts_1_1worker__node__t.html#autotoc_md259',1,'']]],
  ['a_20testbench_12',['a Testbench',['../md_usrp3_2sim_2running__testbenches.html',1,'Running a Testbench'],['../md_usrp3_2sim_2writing__testbenches.html',1,'Writing a Testbench']]],
  ['a_20top_20level_20simulation_20module_13',['Writing a Top-level Simulation Module',['../md_usrp3_2sim_2writing__sim__top.html',1,'']]],
  ['a_20usrp_20device_14',['Naming a USRP Device',['../page_identification.html#id_naming',1,'']]],
  ['a_20worker_20node_20data_20node_20dependency_15',['to establish a worker node =&amp;gt; data node dependency',['../classuhd_1_1experts_1_1data__writer__t.html#autotoc_md258',1,'']]],
  ['acceleration_16',['SIMD Acceleration',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_volk',1,'']]],
  ['access_17',['access',['../classuhd_1_1property__tree.html#ac9bb57d70cdefe58468b208f250059e4',1,'uhd::property_tree']]],
  ['access_5ferror_18',['access_error',['../structuhd_1_1access__error.html',1,'uhd::access_error'],['../structuhd_1_1access__error.html#aa6101ea0c00f58210f1d6ad9bcd73224',1,'uhd::access_error::access_error()']]],
  ['access_5freader_19',['ACCESS_READER',['../namespaceuhd_1_1experts.html#ae83dbd84897210359642add473488a8fae1068f9d8a6cc8faa2c226e62d4ee4db',1,'uhd::experts']]],
  ['access_5ft_20',['access_t',['../classuhd_1_1rfnoc_1_1property__base__t.html#a4a594ebe265c2a5a9dd5fb3452ed42f5',1,'uhd::rfnoc::property_base_t']]],
  ['access_5fwriter_21',['ACCESS_WRITER',['../namespaceuhd_1_1experts.html#ae83dbd84897210359642add473488a8fa26f7ea830ff643cc369bc9c929e5156a',1,'uhd::experts']]],
  ['accessing_20user_20settings_22',['Custom FPGA images and accessing user settings',['../page_usrp_b200.html#b200_customfpga',1,'']]],
  ['accessors_23',['with accessors.',['../classuhd_1_1experts_1_1node__retriever__t.html#autotoc_md255',1,'']]],
  ['across_20frequency_24',['Retaining gain or power levels across frequency',['../page_power.html#power_tune_owner',1,'']]],
  ['action_20forwarding_20behavior_25',['Property Propagation and Action Forwarding Behavior',['../classuhd_1_1rfnoc_1_1split__stream__block__control.html#ss_fwd_behavior',1,'']]],
  ['action_20handling_26',['Action Handling',['../classuhd_1_1rfnoc_1_1replay__block__control.html#rfnoc_block_replay_actions',1,'']]],
  ['action_5fhandler_5ft_27',['action_handler_t',['../classuhd_1_1rfnoc_1_1node__t.html#a84fbe42e523cbec2f91503f7ad716dd2',1,'uhd::rfnoc::node_t']]],
  ['action_5finfo_28',['action_info',['../structuhd_1_1rfnoc_1_1action__info.html',1,'uhd::rfnoc::action_info'],['../structuhd_1_1rfnoc_1_1action__info.html#acd8e3930a466dfbcbf3ca453e8fe0277',1,'uhd::rfnoc::action_info::action_info()']]],
  ['actions_2ehpp_29',['actions.hpp',['../actions_8hpp.html',1,'']]],
  ['actual_5fdsp_5ffreq_30',['actual_dsp_freq',['../structuhd__tune__result__t.html#a5b857855a318958e26825bf6b77d6ddf',1,'uhd_tune_result_t::actual_dsp_freq'],['../structuhd_1_1tune__result__t.html#a6f4fdd6b4dd360e0fa31c847c50e3b7d',1,'uhd::tune_result_t::actual_dsp_freq']]],
  ['actual_5frf_5ffreq_31',['actual_rf_freq',['../structuhd__tune__result__t.html#a0045855258021c69b0f288a632700862',1,'uhd_tune_result_t::actual_rf_freq'],['../structuhd_1_1tune__result__t.html#a9e111d65a9c321d5bd7415ec0f62d9da',1,'uhd::tune_result_t::actual_rf_freq']]],
  ['adapter_5fid_2ehpp_32',['adapter_id.hpp',['../adapter__id_8hpp.html',1,'']]],
  ['adapter_5fid_5ft_33',['adapter_id_t',['../namespaceuhd_1_1transport.html#a722a016aec09f876d710f08849f49410',1,'uhd::transport']]],
  ['adc_5fself_5fcalibration_34',['ADC_SELF_CALIBRATION',['../classuhd_1_1features_1_1discoverable__feature.html#a1a5a211601b5474a17afb6e6bd91c927a513703ef823478935f0b1ad77ae34f7e',1,'uhd::features::discoverable_feature']]],
  ['adc_5fself_5fcalibration_5fiface_35',['adc_self_calibration_iface',['../classuhd_1_1features_1_1adc__self__calibration__iface.html',1,'uhd::features']]],
  ['adc_5fself_5fcalibration_5fiface_2ehpp_36',['adc_self_calibration_iface.hpp',['../adc__self__calibration__iface_8hpp.html',1,'']]],
  ['add_37',['add',['../classuhd_1_1soft__regmap__db__t.html#a4aaaa0bea1bcaa29a3d0034dfa6a8b54',1,'uhd::soft_regmap_db_t::add(soft_regmap_t &amp;regmap)'],['../classuhd_1_1soft__regmap__db__t.html#aa077ce70b7eddcc461b592423d1491e9',1,'uhd::soft_regmap_db_t::add(soft_regmap_db_t &amp;db)']]],
  ['add_5fcoerced_5fsubscriber_38',['add_coerced_subscriber',['../classuhd_1_1property.html#a4a5e9916ff2c92fd7d5f1504ce9f6a7d',1,'uhd::property']]],
  ['add_5fdata_5fnode_39',['add_data_node',['../classuhd_1_1experts_1_1expert__factory.html#a17af9b4d99aa99ab5f167a85b62a2ac5',1,'uhd::experts::expert_factory']]],
  ['add_5fdesired_5fsubscriber_40',['add_desired_subscriber',['../classuhd_1_1property.html#adfc0f231800adf2fc0644b6de8c7f76f',1,'uhd::property']]],
  ['add_5fdual_5fprop_5fnode_41',['add_dual_prop_node',['../classuhd_1_1experts_1_1expert__factory.html#a28cfc00b31a5e4771b0e4b1ed2683ead',1,'uhd::experts::expert_factory::add_dual_prop_node(expert_container::sptr container, property_tree::sptr subtree, const fs_path &amp;path, const std::string &amp;desired_name, const std::string &amp;coerced_name, const data_t &amp;init_val, const auto_resolve_mode_t mode=AUTO_RESOLVE_OFF)'],['../classuhd_1_1experts_1_1expert__factory.html#ae05b0390bab0deb637a82a517f4db130',1,'uhd::experts::expert_factory::add_dual_prop_node(expert_container::sptr container, property_tree::sptr subtree, const fs_path &amp;path, const data_t &amp;init_val, const auto_resolve_mode_t mode=AUTO_RESOLVE_OFF)']]],
  ['add_5ffrequency_5fband_42',['add_frequency_band',['../classuhd_1_1usrp_1_1cal_1_1zbx__tx__dsa__cal.html#a4bd0ec441256e7fedffebae540b6a36b',1,'uhd::usrp::cal::zbx_tx_dsa_cal::add_frequency_band()'],['../classuhd_1_1usrp_1_1cal_1_1zbx__rx__dsa__cal.html#a37a877603aed0b07d3b7b7bfe00778ab',1,'uhd::usrp::cal::zbx_rx_dsa_cal::add_frequency_band()']]],
  ['add_5fhop_43',['add_hop',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__payload.html#a85efaa28414f3e77b6ddb4078d327c95',1,'uhd::rfnoc::chdr::mgmt_payload']]],
  ['add_5flogger_44',['add_logger',['../namespaceuhd_1_1log.html#a391fefe7509ffc5ab6aedcd42f08902d',1,'uhd::log']]],
  ['add_5fop_45',['add_op',['../classuhd_1_1rfnoc_1_1chdr_1_1mgmt__hop__t.html#a679e7845a612972f2971b069af173f52',1,'uhd::rfnoc::chdr::mgmt_hop_t']]],
  ['add_5fpower_5ftable_46',['add_power_table',['../classuhd_1_1usrp_1_1cal_1_1pwr__cal.html#aef297e058ce034aa669c1a7ebbae9f6e',1,'uhd::usrp::cal::pwr_cal']]],
  ['add_5fprop_5fnode_47',['add_prop_node',['../classuhd_1_1experts_1_1expert__factory.html#a49e3d80447364743365f5f39b15b1915',1,'uhd::experts::expert_factory::add_prop_node(expert_container::sptr container, property_tree::sptr subtree, const fs_path &amp;path, const std::string &amp;name, const data_t &amp;init_val, const auto_resolve_mode_t mode=AUTO_RESOLVE_OFF)'],['../classuhd_1_1experts_1_1expert__factory.html#ab0cd80fca8fda7bac0abb7031b29c184',1,'uhd::experts::expert_factory::add_prop_node(expert_container::sptr container, property_tree::sptr subtree, const fs_path &amp;path, const data_t &amp;init_val, const auto_resolve_mode_t mode=AUTO_RESOLVE_OFF)']]],
  ['add_5fproperty_5fresolver_48',['add_property_resolver',['../classuhd_1_1rfnoc_1_1node__t.html#adb1c460b42f1730306ede3c4ebab79c4',1,'uhd::rfnoc::node_t']]],
  ['add_5fto_5fmap_49',['add_to_map',['../classuhd_1_1soft__regmap__t.html#ad0061196a2223318e61f9b4e76066c1b',1,'uhd::soft_regmap_t']]],
  ['add_5fworker_5fnode_50',['add_worker_node',['../classuhd_1_1experts_1_1expert__factory.html#a612fd906c2bc198c59b967baf46bfd13',1,'uhd::experts::expert_factory::add_worker_node(expert_container::sptr container)'],['../classuhd_1_1experts_1_1expert__factory.html#a00cf3ecb8785fcd597545a6d7c6d69d5',1,'uhd::experts::expert_factory::add_worker_node(expert_container::sptr container, Args const &amp;... args)']]],
  ['adding_20dsp_20logic_20to_20generation_202_20products_51',['Adding DSP logic to Generation 2 products',['../md_usrp2_2customize__signal__chain.html#autotoc_md103',1,'']]],
  ['additional_20build_20options_52',['Additional Build Options',['../md_usrp3_2build__instructions.html#autotoc_md146',1,'']]],
  ['additional_20documentation_53',['Additional Documentation',['../page_usrp_b200.html#b200_resources',1,'']]],
  ['additional_20stream_20arguments_54',['Additional Stream Arguments',['../page_configuration.html#config_stream_args_args',1,'']]],
  ['addr_55',['addr',['../structuhd_1_1rfnoc_1_1chdr_1_1mgmt__op__t_1_1cfg__payload.html#aa4727dca4a8745f5a3a7032c5a878816',1,'uhd::rfnoc::chdr::mgmt_op_t::cfg_payload']]],
  ['address_56',['Address',['../md_usrp3_2sim_2libs__axi.html#autotoc_md179',1,'']]],
  ['address_57',['address',['../classuhd_1_1rfnoc_1_1chdr_1_1ctrl__payload.html#a9fd5be912cea5ad759c9a83de7915baa',1,'uhd::rfnoc::chdr::ctrl_payload::address'],['../page_usrp_x3x0.html#x3x0_setup_change_ip',1,'Change the USRP&apos;s IP address'],['../page_usrp2.html#usrp2_network_changeip',1,'Change the USRP2&apos;s IP address'],['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_netcfg_ip',1,'Configuring the host&apos;s IP address']]],
  ['address_20string_58',['Device Configuration through address string',['../page_configuration.html#config_devaddr',1,'']]],
  ['addressing_20the_20device_59',['Addressing the Device',['../page_usrp2.html#usrp2_addr',1,'Addressing the Device'],['../page_usrp_x3x0.html#x3x0_addressing',1,'Addressing the Device']]],
  ['addsub_5fblock_5fcontrol_60',['addsub_block_control',['../classuhd_1_1rfnoc_1_1addsub__block__control.html',1,'uhd::rfnoc']]],
  ['addsub_5fblock_5fcontrol_2ehpp_61',['addsub_block_control.hpp',['../addsub__block__control_8hpp.html',1,'']]],
  ['advanced_20usage_20notes_62',['Advanced Usage Notes',['../page_python.html#python_install_adv',1,'']]],
  ['advisory_63',['Multiple Timed Command Advisory',['../page_usrp_x3x0.html#x3x0_misc_timed_cmds_lockup',1,'']]],
  ['after_20tuning_20on_20receive_3a_64',['Pseudo-code for dealing with settling time after tuning on receive:',['../page_general.html#general_tuning_waitcode',1,'']]],
  ['algorithm_2ehpp_65',['algorithm.hpp',['../algorithm_8hpp.html',1,'']]],
  ['align_20cordics_20in_20the_20dsp_66',['Align CORDICs in the DSP',['../page_sync.html#sync_phase_cordics',1,'']]],
  ['align_20los_20in_20the_20front_20end_20others_67',['Align LOs in the front-end (others)',['../page_sync.html#sync_phase_lootherfe',1,'']]],
  ['align_20los_20in_20the_20front_20end_20sbx_20ubx_20obx_68',['Align LOs in the front-end (SBX, UBX, OBX)',['../page_sync.html#sync_phase_lo',1,'']]],
  ['alignment_20testing_20receiver_69',['alignment testing Receiver',['../page_rdtesting.html#rdtesting_phase_rx_auto',1,'Automatic phase alignment testing (Receiver)'],['../page_rdtesting.html#rdtesting_phase_rx_manual',1,'Manual phase alignment testing (Receiver)']]],
  ['alignment_20tests_70',['Phase alignment tests',['../page_rdtesting.html#rdtesting_phasealignment',1,'']]],
  ['all_5fchans_71',['ALL_CHANS',['../classuhd_1_1rfnoc_1_1radio__control.html#ab475b5619cdd8d91c37fb99b99c8eb23',1,'uhd::rfnoc::radio_control::ALL_CHANS'],['../classuhd_1_1usrp_1_1multi__usrp.html#afeaca319029cb49f7041461345ab641c',1,'uhd::usrp::multi_usrp::ALL_CHANS']]],
  ['all_5fgains_72',['ALL_GAINS',['../classuhd_1_1rfnoc_1_1radio__control.html#aa66a7bb87a0a2ec95b6e8f9670ec4f3e',1,'uhd::rfnoc::radio_control::ALL_GAINS'],['../classuhd_1_1usrp_1_1multi__usrp.html#a524b7e2177492e59382f1124ee32c12b',1,'uhd::usrp::multi_usrp::ALL_GAINS']]],
  ['all_5flos_73',['ALL_LOS',['../classuhd_1_1rfnoc_1_1radio__control.html#a3efe7ddb245ac48278b7d135807f00b6',1,'uhd::rfnoc::radio_control::ALL_LOS'],['../classuhd_1_1usrp_1_1multi__usrp.html#a1d5eaa4fb855a52aa97c328ec2fa387b',1,'uhd::usrp::multi_usrp::ALL_LOS']]],
  ['all_5fmboards_74',['ALL_MBOARDS',['../classuhd_1_1usrp_1_1multi__usrp.html#a21f2ba01462e1f211a8823fda24a82d5',1,'uhd::usrp::multi_usrp']]],
  ['altera_20fpga_20builds_75',['Altera FPGA builds',['../page_images.html#images_building_altera',1,'']]],
  ['alternative_20stream_20destination_76',['Alternative stream destination',['../page_usrp2.html#usrp2_altstream',1,'']]],
  ['always_5fdirty_77',['ALWAYS_DIRTY',['../classuhd_1_1rfnoc_1_1node__t.html#aecac21aeb9bbadf8ee1ad4d560de33b5',1,'uhd::rfnoc::node_t']]],
  ['always_5fflush_78',['ALWAYS_FLUSH',['../namespaceuhd.html#ad780ee43a0ed61d03b7c217e1e7c3e21ae613792d0cb1e928c6cafd7f595f7ab4',1,'uhd']]],
  ['amplitude_20ranges_20and_20clipping_79',['Amplitude Ranges and Clipping',['../page_power.html#power_amp_rate',1,'']]],
  ['an_20application_80',['Configuring the device in an application',['../page_usrp_x3x0.html#x3x0_misc_settings',1,'']]],
  ['an_20e3xx_20usrp_20from_20uhd_81',['Using an E3XX USRP from UHD',['../page_usrp_e3xx.html#e3xx_usage',1,'']]],
  ['an_20equality_20operator_82',['- Must have an equality operator (==)',['../classuhd_1_1experts_1_1data__node__t.html#autotoc_md254',1,'']]],
  ['an_20ethernet_20compatible_20device_83',['Detecting an Ethernet-compatible device',['../page_octoclock.html#detecting_new_unit',1,'']]],
  ['an_20example_84',['An Example',['../page_gpio_api.html#xgpio_fpanel_xample',1,'']]],
  ['an_20n_20series_20device_85',['Unbricking an N-Series Device',['../page_usrp2.html#usrp2_unbrick_n2x0',1,'']]],
  ['an_20sdk_86',['Obtaining an SDK',['../page_usrp_e3xx.html#e3xx_software_dev_sdk',1,'']]],
  ['an_20x3x0_20usrp_20from_20uhd_87',['Using an X3X0 USRP from UHD',['../page_usrp_x3x0.html#x3x0_usage',1,'']]],
  ['analog_5fband_5fpass_88',['ANALOG_BAND_PASS',['../classuhd_1_1filter__info__base.html#a6012599f30b48222e25da985f7191ddea678482f07b27826649fa1458b8d6b762',1,'uhd::filter_info_base']]],
  ['analog_5ffilter_5fbase_89',['analog_filter_base',['../classuhd_1_1analog__filter__base.html',1,'uhd::analog_filter_base'],['../classuhd_1_1analog__filter__base.html#a9d770f397c63c428c8bdd359bc9ef179',1,'uhd::analog_filter_base::analog_filter_base()']]],
  ['analog_5ffilter_5flp_90',['analog_filter_lp',['../classuhd_1_1analog__filter__lp.html',1,'uhd::analog_filter_lp'],['../classuhd_1_1analog__filter__lp.html#a413ce8080f3e8aa4b1d4d0a38d41ccde',1,'uhd::analog_filter_lp::analog_filter_lp()']]],
  ['analog_5flow_5fpass_91',['ANALOG_LOW_PASS',['../classuhd_1_1filter__info__base.html#a6012599f30b48222e25da985f7191ddeab354c3d3d2f5acb91589c4fc5cd2feca',1,'uhd::filter_info_base']]],
  ['and_2010_20mhz_20reference_20signals_92',['External PPS and 10 MHz reference signals',['../page_sync.html#sync_commonref_pps',1,'']]],
  ['and_20accessing_20user_20settings_93',['Custom FPGA images and accessing user settings',['../page_usrp_b200.html#b200_customfpga',1,'']]],
  ['and_20action_20forwarding_20behavior_94',['Property Propagation and Action Forwarding Behavior',['../classuhd_1_1rfnoc_1_1split__stream__block__control.html#ss_fwd_behavior',1,'']]],
  ['and_20antenna_20switches_95',['and Antenna Switches',['../page_usrp_e3xx.html#e31x_dboard_e310_band_select',1,'Frontend Filter and Antenna Switches'],['../page_usrp_e3xx.html#e31x_dboard_e310_frontend_a_switches',1,'Frontend Side A Filter and Antenna Switches'],['../page_usrp_e3xx.html#e31x_dboard_e310_frontend_b_switches',1,'Frontend Side B Filter and Antenna Switches']]],
  ['and_20bricking_96',['and bricking',['../page_usrp2.html#usrp2_loadflash_brick',1,'Device recovery and bricking'],['../page_usrp_x3x0.html#x3x0_flash_bricking',1,'Device recovery and bricking']]],
  ['and_20clipping_97',['Amplitude Ranges and Clipping',['../page_power.html#power_amp_rate',1,'']]],
  ['and_20community_20knowledge_20base_98',['Technical Support and Community Knowledge Base',['../page_usrp_b200.html#technical_support',1,'']]],
  ['and_20compiling_20uhd_20and_20mpm_20for_20the_20e320_99',['Modifying and compiling UHD and MPM for the E320',['../page_usrp_e3xx.html#e3xx_software_dev',1,'']]],
  ['and_20converter_20choice_100',['Formats and Converter Choice',['../page_converters.html#converters_formats',1,'']]],
  ['and_20device_20numbering_101',['Channel and Device Numbering',['../page_multiple.html#multiple_channumbers',1,'']]],
  ['and_20disabling_20usage_102',['and Disabling Usage',['../page_ni_rio_kernel.html#linux_enabling',1,'Enabling and Disabling Usage'],['../page_ni_rio_kernel.html#win_enabling',1,'Enabling and Disabling Usage']]],
  ['and_20eeprom_103',['Flash Memory and EEPROM',['../page_zbx.html#zbx_flash',1,'']]],
  ['and_20emulated_20features_104',['Missing and Emulated Features',['../page_usrp1.html#usrp1_emul',1,'']]],
  ['and_20execution_105',['Salt: Remote configuration management and execution',['../page_usrp_e3xx.html#e3xx_rasm_salt',1,'']]],
  ['and_20fedora_106',['Setting up build dependencies on Ubuntu and Fedora',['../md_usrp3_2build__instructions.html#autotoc_md114',1,'']]],
  ['and_20fpga_20images_107',['Firmware and FPGA Images',['../page_images.html',1,'page_devices']]],
  ['and_20frontend_20correction_108',['Device Calibration and Frontend Correction',['../page_calibration.html',1,'page_devices']]],
  ['and_20functions_109',['PkgTestExec Tasks and Functions',['../md_usrp3_2sim_2simulation__libraries.html#autotoc_md219',1,'']]],
  ['and_20gateway_110',['Set the subnet and gateway',['../page_usrp2.html#usrp2_altstream_subnet',1,'']]],
  ['and_20gpsdo_111',['Using a power supply with the B2x0 and GPSDO',['../page_gpsdo_b2x0.html#gpsdob_power',1,'']]],
  ['and_20handling_112',['Proper Care and Handling',['../page_usrp_b200.html#care_and_handling',1,'']]],
  ['and_20host_20operating_20system_113',['and host operating system',['../page_usrp_e3xx.html#e310_zynq',1,'The Zynq CPU/FPGA and host operating system'],['../page_usrp_e3xx.html#e320_zynq',1,'The Zynq CPU/FPGA and host operating system']]],
  ['and_20includes_114',['Timescale Defines and Includes',['../md_usrp3_2sim_2legacy__testbenches.html#autotoc_md150',1,'']]],
  ['and_20install_115',['Build and install',['../page_build_guide.html#build_install_unix',1,'']]],
  ['and_20install_20modelsim_20optional_116',['Download and Install ModelSim (Optional)',['../md_usrp3_2build__instructions.html#autotoc_md113',1,'']]],
  ['and_20install_20xilinx_20tools_117',['Download and Install Xilinx Tools',['../md_usrp3_2build__instructions.html#autotoc_md112',1,'']]],
  ['and_20installing_20uhd_20from_20source_118',['Building and Installing UHD from source',['../page_build_guide.html',1,'index']]],
  ['and_20key_119',['Serial number and key',['../classuhd_1_1usrp_1_1cal_1_1database.html#cal_db_serial',1,'']]],
  ['and_20lfrx_120',['Basic RX and LFRX',['../page_dboards.html#dboards_basicrx',1,'']]],
  ['and_20lftx_121',['Basic TX and LFTX',['../page_dboards.html#dboards_basictx',1,'']]],
  ['and_20minor_20compat_20numbers_122',['Major and Minor Compat Numbers',['../page_compat.html#compat_minor_major',1,'']]],
  ['and_20mpm_20for_20the_20e320_123',['Modifying and compiling UHD and MPM for the E320',['../page_usrp_e3xx.html#e3xx_software_dev',1,'']]],
  ['and_20n2x0_20series_124',['USRP2 and N2x0 Series',['../page_usrp2.html',1,'page_devices']]],
  ['and_20nyquist_125',['Master clock rate and Nyquist',['../page_general.html#general_sampleratenotes_nyquist',1,'']]],
  ['and_20or_20building_20uhd_126',['Installing and/or Building UHD',['../index.html#autotoc_md13',1,'']]],
  ['and_20outputs_127',['and Outputs',['../md_usrp3_2build__instructions.html#autotoc_md125',1,'B2x0 Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md128',1,'B2xx-mini Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md134',1,'E310 Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md137',1,'E320 Targets and Outputs'],['../md_usrp2_2build__instructions.html#autotoc_md99',1,'N2x0 Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md140',1,'N3xx Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md124',1,'Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md131',1,'X3x0 Targets and Outputs'],['../md_usrp3_2build__instructions.html#autotoc_md143',1,'X4x0 Targets and Outputs']]],
  ['and_20power_20cycling_128',['Hot-Plugging and Power-Cycling',['../page_ni_rio_kernel.html#linux_swapping',1,'']]],
  ['and_20power_20cycling_129',['Hot-plugging and Power-cycling',['../page_ni_rio_kernel.html#win_swapping',1,'']]],
  ['and_20property_20resolution_130',['Property Resolvers and Property Resolution',['../page_properties.html#props_resolvers',1,'']]],
  ['and_20read_20on_20spi_131',['Write and read on SPI',['../page_x400_gpio_api.html#x4x0_spi_r_w',1,'']]],
  ['and_20rear_20panel_132',['Front and Rear Panel',['../page_usrp_e3xx.html#e320_panels',1,'']]],
  ['and_20regulatory_20information_133',['Safety, Environmental, and Regulatory Information',['../page_usrp_b200.html#b200_seri',1,'']]],
  ['and_20reporting_20sim_5fexec_5freport_20vh_134',['Execution and Reporting (sim_exec_report.vh)',['../md_usrp3_2sim_2libs__general.html#autotoc_md186',1,'']]],
  ['and_20requirements_135',['and Requirements',['../md_usrp2_2build__instructions.html#autotoc_md94',1,'Dependencies and Requirements'],['../md_usrp3_2build__instructions.html#autotoc_md107',1,'Dependencies and Requirements']]],
  ['and_20resets_20sim_5fclks_5frsts_20vh_136',['Clocks and Resets (sim_clks_rsts.vh)',['../md_usrp3_2sim_2libs__general.html#autotoc_md193',1,'']]],
  ['and_20resource_20types_137',['Properties on multi-channel blocks and resource types',['../page_properties.html#props_multichan',1,'']]],
  ['and_20sampling_20rate_138',['Master Clock Rate, Tick Rate, and Sampling Rate',['../page_twinrx.html#twinrx_dboards_mcr',1,'']]],
  ['and_20sd_20card_20images_139',['Building custom filesystems and SD card images',['../page_usrp_e3xx.html#e3xx_fsbuild',1,'']]],
  ['and_20setup_20the_20software_20tools_20on_20your_20host_20computer_140',['Install and Setup the Software Tools on Your Host Computer',['../page_usrp_b200.html#install_software_tools',1,'']]],
  ['and_20streamers_141',['Configuring Devices and Streamers',['../page_configuration.html',1,'page_devices']]],
  ['and_20switches_142',['On-Board Connectors and Switches',['../page_usrp_b200.html#b200_switches',1,'']]],
  ['and_20the_20python_20global_20interpreter_20lock_143',['Thread Safety and the Python Global Interpreter Lock',['../page_python.html#python_usage_gil',1,'']]],
  ['and_20time_20synchronization_144',['and Time Synchronization',['../page_usrp_e3xx.html#e31x_hw_sync',1,'Clock and Time Synchronization'],['../page_usrp_e3xx.html#e320_hw_sync',1,'Clock and Time Synchronization']]],
  ['and_20tx_20reference_20power_20levels_145',['RX and TX reference power levels',['../page_power.html#power_ref_levels',1,'']]],
  ['and_20usage_146',['and Usage',['../page_ni_rio_kernel.html#linux_rio',1,'Linux NI RIO Installation and Usage'],['../page_ni_rio_kernel.html#windows_rio',1,'Windows NI RIO Installation and Usage']]],
  ['and_20usrp2_20n210_20series_20compat_20numbers_147',['X300 and USRP2/N210 Series Compat Numbers',['../page_compat.html#compat_x3u2',1,'']]],
  ['and_20verify_20the_20operation_20of_20the_20usrp_148',['Test and Verify the Operation of the USRP',['../page_usrp_b200.html#verify_device_operation',1,'']]],
  ['and_20workers_20are_20derived_20from_20this_20class_149',['graph. Data nodes and workers are derived from this class.',['../classuhd_1_1experts_1_1dag__vertex__t.html#autotoc_md253',1,'']]],
  ['antenna_20ports_150',['Antenna Ports',['../page_fbx.html#fbx_antenna',1,'Antenna Ports'],['../page_zbx.html#zbx_ant_ports',1,'Antenna Ports']]],
  ['antenna_20routing_151',['Antenna Routing',['../page_twinrx.html#twinrx_antenna_routing',1,'']]],
  ['antenna_20switches_152',['Antenna Switches',['../page_usrp_e3xx.html#e31x_dboard_e310_band_select',1,'Frontend Filter and Antenna Switches'],['../page_usrp_e3xx.html#e31x_dboard_e310_frontend_a_switches',1,'Frontend Side A Filter and Antenna Switches'],['../page_usrp_e3xx.html#e31x_dboard_e310_frontend_b_switches',1,'Frontend Side B Filter and Antenna Switches']]],
  ['antenna_5fiface_153',['antenna_iface',['../classuhd_1_1rfnoc_1_1rf__control_1_1antenna__iface.html',1,'uhd::rfnoc::rf_control']]],
  ['antenna_5fiface_2ehpp_154',['antenna_iface.hpp',['../antenna__iface_8hpp.html',1,'']]],
  ['antenna_5fradio_5fcontrol_5fmixin_155',['antenna_radio_control_mixin',['../classuhd_1_1rfnoc_1_1rf__control_1_1antenna__radio__control__mixin.html',1,'uhd::rfnoc::rf_control']]],
  ['any_156',['ANY',['../classuhd_1_1device.html#ae23e4e2a10b8ba796cc5fbe08c73d021acb9b3d7b943266ee999835fac9700940',1,'uhd::device::ANY'],['../namespaceuhd_1_1usrp_1_1cal.html#a48b1a78fb63c973e5150bb82ea10badda8e1bde3c3d303163521522cf1d62f21f',1,'uhd::usrp::cal::ANY']]],
  ['any_5fport_157',['ANY_PORT',['../classuhd_1_1rfnoc_1_1node__t.html#af9843803658d2afc0d306e2846670aba',1,'uhd::rfnoc::node_t']]],
  ['api_158',['API',['../page_capi.html',1,'C API'],['../page_coding.html',1,'Coding to the API'],['../page_identification.html#id_identifying_api',1,'Device discovery through the API'],['../page_gpio_api.html',1,'GPIO API'],['../page_coding.html#coding_api_hilevelc',1,'High-Level: The C API'],['../page_coding.html#coding_api_hilevel_rfnoc',1,'High-Level: The RFNoC API'],['../page_capi.html#capi_install',1,'Installing the C API'],['../page_python.html#python_install',1,'Installing the Python API'],['../page_coding.html#coding_api_lowlevel',1,'Low-Level: The device API'],['../page_usrp_b200.html#b200_fe_power',1,'Power API'],['../page_usrp_e3xx.html#e3xx_power_api',1,'Power API'],['../page_usrp_x3x0.html#x3x0_misc_power',1,'Power API'],['../page_python.html',1,'Python API'],['../page_usrp_e3xx.html#e3xx_usage_sensors',1,'The sensor API'],['../page_c_api.html',1,'UHD - C API'],['../page_capi.html#capi_usage',1,'Using the C API'],['../page_python.html#python_usage',1,'Using the Python API'],['../page_x400_gpio_api.html',1,'X4x0 GPIO API']]],
  ['api_20documentation_159',['API Documentation',['../page_uhd.html#autotoc_md49',1,'']]],
  ['api_20interfaces_160',['Various API interfaces',['../page_coding.html#coding_api',1,'']]],
  ['apis_161',['Device Implementations of Power Level APIs',['../page_power.html#power_implementation',1,'']]],
  ['application_162',['Application',['../page_usrp_x3x0_config.html#x3x0cfg_hostpc_rtprio_app',1,'Real-Time Scheduling in your Application'],['../page_gpsdo.html#gpsdo_use',1,'Using the GPSDO in Your Application'],['../page_gpsdo_b2x0.html#gpsdob_using',1,'Using the GPSDO in Your Application'],['../page_gpsdo_x3x0.html#gpsdox_using',1,'Using the GPSDO in Your Application']]],
  ['application_163',['Configuring the device in an application',['../page_usrp_x3x0.html#x3x0_misc_settings',1,'']]],
  ['application_20notes_164',['General Application Notes',['../page_general.html',1,'page_devices']]],
  ['application_20notes_20usrp_20b2x0_20models_165',['Internal GPSDO Application Notes (USRP-B2x0 Models)',['../page_gpsdo_b2x0.html',1,'page_usrp_b200']]],
  ['application_20notes_20usrp_20x3x0_20models_166',['Internal GPSDO Application Notes (USRP-X3x0 Models)',['../page_gpsdo_x3x0.html',1,'page_usrp_x3x0']]],
  ['applications_167',['One-off transmit/receive applications',['../page_python.html#python_usage_oneoff',1,'']]],
  ['applications_20that_20require_20uhd_20using_20cmake_168',['Building applications that require UHD using CMake',['../page_build_guide.html#build_apps',1,'']]],
  ['aq_169',['AQ',['../page_rdtesting.html#autotoc_md41',1,'']]],
  ['architecture_170',['The Module Peripheral Manager (MPM) Architecture',['../page_mpm.html',1,'page_devices']]],
  ['architecture_171',['E310 Migration Guide to MPM architecture',['../page_usrp_e3xx.html#e31x_migration',1,'']]],
  ['architecture_20overview_172',['Architecture Overview',['../page_mpm.html#mpm_arch',1,'']]],
  ['archive_20install_173',['Archive install',['../page_images.html#images_prebuilt_archive',1,'']]],
  ['are_20derived_20from_20this_20class_174',['graph. Data nodes and workers are derived from this class.',['../classuhd_1_1experts_1_1dag__vertex__t.html#autotoc_md253',1,'']]],
  ['are_20there_20so_20many_20different_20compat_20numbers_175',['Why are there so many different compat numbers?',['../page_compat.html#compat_faq_whymany',1,'']]],
  ['arg_5fargs_176',['ARG_ARGS',['../classuhd_1_1rfnoc_1_1blockdef_1_1arg__t.html#a767d27244f76221454adb4498899d0f9',1,'uhd::rfnoc::blockdef::arg_t']]],
  ['arg_5ft_177',['arg_t',['../classuhd_1_1rfnoc_1_1blockdef_1_1arg__t.html',1,'uhd::rfnoc::blockdef::arg_t'],['../classuhd_1_1rfnoc_1_1blockdef_1_1arg__t.html#a531c5ef42830beba7f8cff1a34b77b8b',1,'uhd::rfnoc::blockdef::arg_t::arg_t()']]],
  ['args_178',['Args',['../page_dpdk.html#dpdk_device_args',1,'Enabling DPDK with UHD Device Args'],['../page_configuration.html#config_stream_args',1,'Streaming Arguments (Stream Args)']]],
  ['args_179',['args',['../structuhd_1_1image__loader_1_1image__loader__args__t.html#a01f51464444fdd4715ee1fd3fa9faf55',1,'uhd::image_loader::image_loader_args_t::args'],['../structuhd_1_1rfnoc_1_1action__info.html#af65d69bc0fcc5c25a51becb9b828a1c9',1,'uhd::rfnoc::action_info::args'],['../structuhd_1_1rfnoc_1_1noc__block__base_1_1make__args__t.html#a14c510973af389bb8939a4faf2cf38b9',1,'uhd::rfnoc::noc_block_base::make_args_t::args'],['../structuhd_1_1stream__args__t.html#a4463f2eec2cc7ee70f84baacbb26e1ef',1,'uhd::stream_args_t::args'],['../structuhd__tune__request__t.html#a858c24b6165cf396c7a09147f6075933',1,'uhd_tune_request_t::args'],['../structuhd_1_1tune__request__t.html#aeaaf97e9272ff453174e1be3dd468167',1,'uhd::tune_request_t::args'],['../structuhd__stream__args__t.html#af6a465011ce9b156ec720df77b92af54',1,'uhd_stream_args_t::args']]],
  ['args_5ft_180',['args_t',['../classuhd_1_1rfnoc_1_1blockdef.html#acdff3d0954864ff63cc78b79b4f4c611',1,'uhd::rfnoc::blockdef']]],
  ['arguments_181',['Arguments',['../page_configuration.html#config_stream_args_args',1,'Additional Stream Arguments'],['../page_configuration.html#config_stream_args_transport',1,'Transport-related Stream Arguments']]],
  ['arguments_182',['arguments',['../page_usrp_e3xx.html#e3xx_usage_device_args',1,'Device arguments'],['../page_usrp_x3x0.html#x3x0_usage_device_args',1,'Device arguments']]],
  ['arguments_20stream_20args_183',['Streaming Arguments (Stream Args)',['../page_configuration.html#config_stream_args',1,'']]],
  ['arm_20platforms_184',['Compiling for ARM platforms',['../page_build_guide.html#build_instructions_unix_arm',1,'']]],
  ['as_5fmonotonic_185',['as_monotonic',['../structuhd_1_1meta__range__t.html#a379b41b023dcdfe7e0006a81389771cc',1,'uhd::meta_range_t']]],
  ['asap_186',['ASAP',['../classuhd_1_1time__spec__t.html#a512aa5f55c2f7341321e975b7dbfa605',1,'uhd::time_spec_t']]],
  ['assembling_20the_20e3xx_187',['Assembling the E3XX',['../page_usrp_e3xx.html#e3xx_getting_started_assembling',1,'']]],
  ['assembling_20the_20x300_20x310_20kit_188',['Assembling the X300/X310 kit',['../page_usrp_x3x0.html#x3x0_getting_started_assembling',1,'']]],
  ['assembly_20instructions_189',['Enclosure Assembly Instructions',['../page_usrp_b200.html#b200_enclosure_assembly_instructions',1,'']]],
  ['assert_5ferror_190',['ASSERT_ERROR',['../md_usrp3_2sim_2libs__general.html#autotoc_md191',1,'']]],
  ['assert_5ffatal_191',['ASSERT_FATAL',['../md_usrp3_2sim_2libs__general.html#autotoc_md190',1,'']]],
  ['assert_5ffpga_5fcompat_192',['assert_fpga_compat',['../namespaceuhd.html#ad653d5a22f37fe302496d5bcb39f4c0f',1,'uhd::assert_fpga_compat(const size_t uhd_major, const size_t uhd_minor, const uint64_t fpga_compat, const std::string &amp;fpga_component, const std::string &amp;log_component, const bool fail_on_minor_behind=false)'],['../namespaceuhd.html#a175992e0a0505a09269fa407651383fe',1,'uhd::assert_fpga_compat(const size_t uhd_major, const size_t uhd_minor, const uint32_t fpga_compat, const std::string &amp;fpga_component, const std::string &amp;log_component, const bool fail_on_minor_behind=false)']]],
  ['assert_5fhas_193',['assert_has',['../namespaceuhd.html#ad3156c934fc71d1738ff9aea64b853fd',1,'uhd::assert_has(const Range &amp;range, const T &amp;value, const std::string &amp;what=&quot;unknown&quot;)'],['../namespaceuhd.html#a6ea1a6336a5ee0168e30a76af6a807e1',1,'uhd::assert_has(const Range &amp;range, const T &amp;value, const std::string &amp;what)']]],
  ['assert_5fhas_2ehpp_194',['assert_has.hpp',['../assert__has_8hpp.html',1,'']]],
  ['assert_5fhas_2eipp_195',['assert_has.ipp',['../assert__has_8ipp.html',1,'']]],
  ['assert_5fwarning_196',['ASSERT_WARNING',['../md_usrp3_2sim_2libs__general.html#autotoc_md192',1,'']]],
  ['assertion_5ferror_197',['assertion_error',['../structuhd_1_1assertion__error.html',1,'uhd::assertion_error'],['../structuhd_1_1assertion__error.html#a73690cc3a03931c8b32daf15a9bc6400',1,'uhd::assertion_error::assertion_error()']]],
  ['async_5fmetadata_5ft_198',['async_metadata_t',['../structuhd_1_1async__metadata__t.html',1,'uhd']]],
  ['async_5fmsg_5fcallback_5ft_199',['async_msg_callback_t',['../classuhd_1_1rfnoc_1_1register__iface.html#a684d1e4941d15696a3d0eb810081658d',1,'uhd::rfnoc::register_iface']]],
  ['async_5fmsg_5fvalidator_5ft_200',['async_msg_validator_t',['../classuhd_1_1rfnoc_1_1register__iface.html#a9196d4f71a769cf4de5237495c5081ed',1,'uhd::rfnoc::register_iface']]],
  ['at_201',['at',['../classuhd_1_1transport_1_1buffer__pool.html#abe13583d3dc22534efff90f6880f958e',1,'uhd::transport::buffer_pool']]],
  ['at_20once_202',['Calibrating multiple paths at once',['../page_power.html#power_cal_switch',1,'']]],
  ['atr_203',['ATR',['../page_fbx.html#fbx_atr',1,'Auto-Transmit-Receive Registers (ATR)'],['../page_zbx.html#zbx_atr',1,'Auto-Transmit-Receive Registers (ATR)'],['../page_gpio_api.html#xgpio_fpanel_atr',1,'Explaining ATR']]],
  ['atr_20control_204',['ATR control',['../page_zbx.html#zbx_gain_table',1,'CPLD-Table Gain Profile with ATR control'],['../page_zbx.html#zbx_gain_tablenoatr',1,'CPLD-Table Gain Profile without ATR control']]],
  ['atr_5freg_5ffull_5fduplex_205',['ATR_REG_FULL_DUPLEX',['../namespaceuhd_1_1usrp_1_1gpio__atr.html#a074cf434d51eb2ab90e8cdffe26b0de8a6263e174094a5c8228522ef3f4a63a4d',1,'uhd::usrp::gpio_atr']]],
  ['atr_5freg_5fidle_206',['ATR_REG_IDLE',['../namespaceuhd_1_1usrp_1_1gpio__atr.html#a074cf434d51eb2ab90e8cdffe26b0de8a5a18a773dd259badc047444589523451',1,'uhd::usrp::gpio_atr']]],
  ['atr_5freg_5frx_5fonly_207',['ATR_REG_RX_ONLY',['../namespaceuhd_1_1usrp_1_1gpio__atr.html#a074cf434d51eb2ab90e8cdffe26b0de8a9f5b7d2c213c9a0ac3fa55b2135169e0',1,'uhd::usrp::gpio_atr']]],
  ['atr_5freg_5ft_208',['atr_reg_t',['../classuhd_1_1usrp_1_1dboard__iface.html#a7967c68b6067a0a4414c009a4b247c2e',1,'uhd::usrp::dboard_iface']]],
  ['atr_5freg_5ftx_5fonly_209',['ATR_REG_TX_ONLY',['../namespaceuhd_1_1usrp_1_1gpio__atr.html#a074cf434d51eb2ab90e8cdffe26b0de8a5bad24b72d24b79ea8d634aade9e90f7',1,'uhd::usrp::gpio_atr']]],
  ['attributes_20of_20properties_210',['Clean/Dirty Attributes of Properties',['../page_properties.html#props_resolvers_cldrty',1,'']]],
  ['author_5fexpert_211',['AUTHOR_EXPERT',['../namespaceuhd_1_1experts.html#a1a9022b44420ed2963ec002e66a57b5eaca40937811bb275c210f378f926f307e',1,'uhd::experts']]],
  ['author_5fnone_212',['AUTHOR_NONE',['../namespaceuhd_1_1experts.html#a1a9022b44420ed2963ec002e66a57b5ead1910fa1f7ff0746ea07276d87a915eb',1,'uhd::experts']]],
  ['author_5fuser_213',['AUTHOR_USER',['../namespaceuhd_1_1experts.html#a1a9022b44420ed2963ec002e66a57b5ea901a826921d0bde1ad9c2b5f000a47ea',1,'uhd::experts']]],
  ['auto_20transmit_20receive_20registers_20atr_214',['Auto Transmit Receive Registers ATR',['../page_fbx.html#fbx_atr',1,'Auto-Transmit-Receive Registers (ATR)'],['../page_zbx.html#zbx_atr',1,'Auto-Transmit-Receive Registers (ATR)']]],
  ['auto_5fcoerce_215',['AUTO_COERCE',['../classuhd_1_1property__tree.html#ae509cb2b5e06df9926ab2c0e7e2c76bca5522ce5e197ad2af3a228e2f2b3a80e1',1,'uhd::property_tree']]],
  ['auto_5fresolve_5fmode_5ft_216',['auto_resolve_mode_t',['../namespaceuhd_1_1experts.html#a5eb75c2c00781b0967527ed3fef4feab',1,'uhd::experts']]],
  ['auto_5fresolve_5foff_217',['AUTO_RESOLVE_OFF',['../namespaceuhd_1_1experts.html#a5eb75c2c00781b0967527ed3fef4feaba2e45ce31b8e0b167f048284d2688cd55',1,'uhd::experts']]],
  ['auto_5fresolve_5fon_5fread_218',['AUTO_RESOLVE_ON_READ',['../namespaceuhd_1_1experts.html#a5eb75c2c00781b0967527ed3fef4feaba2531d949eaa488e3e8b8a2f757eeee6d',1,'uhd::experts']]],
  ['auto_5fresolve_5fon_5fread_5fwrite_219',['AUTO_RESOLVE_ON_READ_WRITE',['../namespaceuhd_1_1experts.html#a5eb75c2c00781b0967527ed3fef4feaba580ae217fd83a9d4a12f1ad405cfffa6',1,'uhd::experts']]],
  ['auto_5fresolve_5fon_5fwrite_220',['AUTO_RESOLVE_ON_WRITE',['../namespaceuhd_1_1experts.html#a5eb75c2c00781b0967527ed3fef4feaba209ee2bd142955949581bdce9212765e',1,'uhd::experts']]],
  ['automatic_20clock_20rate_20setting_221',['Automatic Clock Rate Setting',['../page_usrp_b200.html#b200_auto_mcr',1,'']]],
  ['automatic_20master_20clock_20selection_222',['Automatic master-clock selection',['../page_general.html#general_sampleratenotes_automatic',1,'']]],
  ['automatic_20phase_20alignment_20testing_20receiver_223',['Automatic phase alignment testing (Receiver)',['../page_rdtesting.html#rdtesting_phase_rx_auto',1,'']]],
  ['automatic_20procedure_224',['Automatic Procedure',['../page_rdtesting.html#rdtesting_bist_e320_auto',1,'E320 Automatic Procedure'],['../page_rdtesting.html#rdtesting_bist_n3x0_auto',1,'N300/N310 Automatic Procedure']]],
  ['automatic_20test_20procedure_225',['Automatic Test Procedure',['../page_rdtesting.html#rdtesting_fpga_testbenches_auto',1,'Automatic Test Procedure'],['../page_rdtesting.html#rdtesting_devtest_auto',1,'Devtest: Automatic Test Procedure'],['../page_rdtesting.html#rdtesting_fpgadspverif_auto',1,'FPGA DSP Verification: Automatic Test Procedure'],['../page_rdtesting.html#rdtesting_fpgafuncverif_auto',1,'FPGA Functional Verification: Automatic Test Procedure'],['../page_rdtesting.html#rdtesting_gpsdo_auto',1,'GPSDO: Automatic Test Procedure']]],
  ['aux_5fadc_5fa_226',['AUX_ADC_A',['../classuhd_1_1usrp_1_1dboard__iface.html#a2a7475c974d1e454311ab88f92b41fa7ae68da619c198fe8ad31e3e9f8fdb8492',1,'uhd::usrp::dboard_iface']]],
  ['aux_5fadc_5fb_227',['AUX_ADC_B',['../classuhd_1_1usrp_1_1dboard__iface.html#a2a7475c974d1e454311ab88f92b41fa7afc3a24356e776efa159d95469142096e',1,'uhd::usrp::dboard_iface']]],
  ['aux_5fadc_5ft_228',['aux_adc_t',['../classuhd_1_1usrp_1_1dboard__iface.html#a2a7475c974d1e454311ab88f92b41fa7',1,'uhd::usrp::dboard_iface']]],
  ['aux_5fdac_5fa_229',['AUX_DAC_A',['../classuhd_1_1usrp_1_1dboard__iface.html#af2cd3859feb52b75d8a0ab2a13da8720a4f21321dffddc75eb339669280d09304',1,'uhd::usrp::dboard_iface']]],
  ['aux_5fdac_5fb_230',['AUX_DAC_B',['../classuhd_1_1usrp_1_1dboard__iface.html#af2cd3859feb52b75d8a0ab2a13da8720a5fe9e65851b0bd66268b5c8b5d879b12',1,'uhd::usrp::dboard_iface']]],
  ['aux_5fdac_5fc_231',['AUX_DAC_C',['../classuhd_1_1usrp_1_1dboard__iface.html#af2cd3859feb52b75d8a0ab2a13da8720aa4f963494141c4eada1899623cc054cd',1,'uhd::usrp::dboard_iface']]],
  ['aux_5fdac_5fd_232',['AUX_DAC_D',['../classuhd_1_1usrp_1_1dboard__iface.html#af2cd3859feb52b75d8a0ab2a13da8720a0ccc4235e51dfe3b3617a570842f3753',1,'uhd::usrp::dboard_iface']]],
  ['aux_5fdac_5ft_233',['aux_dac_t',['../classuhd_1_1usrp_1_1dboard__iface.html#af2cd3859feb52b75d8a0ab2a13da8720',1,'uhd::usrp::dboard_iface']]],
  ['available_20commands_234',['Available commands',['../page_usrpctl.html#usrpctl_commands',1,'']]],
  ['available_20sensors_235',['Available Sensors',['../page_usrp2.html#usrp2_misc_sensors',1,'Available Sensors'],['../page_usrp_b100.html#b100_misc_sensors',1,'Available Sensors'],['../page_usrp_e1x0.html#e1x0_misc_sensors',1,'Available Sensors'],['../page_usrp_x3x0.html#x3x0_misc_sensors',1,'Available Sensors']]],
  ['average_236',['AVERAGE',['../namespaceuhd_1_1rfnoc.html#ade8db4b0b967368b6e4310e487dcdd57a16de38737a9f8366e9b2042b4e9b6290',1,'uhd::rfnoc']]],
  ['axi_20interface_20libraries_237',['Legacy AXI Interface Libraries',['../md_usrp3_2sim_2libs__axi.html',1,'']]],
  ['axi4_20reader_238',['Meta: AXI4 Reader',['../md_usrp3_2sim_2libs__axi.html#autotoc_md184',1,'']]],
  ['axi4_20sim_5faxi4_5flib_20vh_239',['Memory Mapped AXI4 (sim_axi4_lib.vh)',['../md_usrp3_2sim_2libs__axi.html#autotoc_md178',1,'']]],
  ['axi4_20stream_20sim_5faxis_5flib_20vh_240',['AXI4 Stream (sim_axis_lib.vh)',['../md_usrp3_2sim_2libs__axi.html#autotoc_md154',1,'']]],
  ['axi4_20writer_241',['Meta: AXI4 Writer',['../md_usrp3_2sim_2libs__axi.html#autotoc_md183',1,'']]]
];
